The grain length distributions in the longitudinal direction of 80 nm wide Cu interconnects as a function of interconnect height and grain size influence on the resistivity have been investigated. Cu interconnects with 300 nm and 500 nm height had very similar average grain lengths when the trench depth was less than 260 nm, while for the 500 nm high Cu interconnect, larger grains were dominant when the trench depth was above 260 nm. Resistivity of the 80 nm wide Cu interconnect with 500 nm height was 10% lower than that for the 300 nm high interconnect.
Continuous downscaling of the transistor feature size of ultralarge-scale integration circuits (ULSIs) has been driven by a desire to get faster circuit speed, higher chip functionality, and lower cost. However, the resistivity of copper interconnects increases significantly with line widths less than 100 nm. [1] [2] [3] [4] This is mainly due to the fact that the line widths are comparable to the mean free path of an electron (39 nm) which causes an increase in resistivity by electron scattering occurring at grain boundaries, side walls, and surfaces of Cu interconnects.
Steinlesberger et al. 5) investigated line-width dependence of resistivity using Cu interconnects with various heights of 50, 155 and 230 nm and found that resistivity for the same line width increased with decreasing line height. This result implies that resistivity could be increased substantially in future Cu interconnects with very narrow and shallow dimensions. However, the mechanism which caused the resistivity increase was not clarified. Hence, we have investigated the grain length distributions as a function of line-height in the vertical direction of 80 nm wide Cu interconnects to clarify the reason for the line-height dependence of resistivity.
Trenches in a four-point probe geometry of 80 nm width with 300, 500 nm height were patterned in silicon dioxide dielectric films on a silicon wafer by using electron-beam lithography and reactive ion etching. Ultrathin TaN/Ta (TaN: 10 nm; Ta: 10 nm) barriers and 60 nm Cu seed layer were sputter-deposited into trenches in that order. The Cu interconnects were made by DC electroplating using a pure copper electrolyte, composed of CuSO 4 Á5H 2 O, HCl and H 2 SO 4 solution with additives. After electroplating, the substrates were annealed at 400 C for 0.5 h in H 2 ambient, followed by a chemical mechanical polishing (CMP) to remove excess Cu and TaN/Ta layers from the trenches. function of distance from the bottom of a trench. To obtain grain length distributions, we adopted the following method. Horizontal straight lines were drawn from the bottom to the surface of the trenches in 10 nm steps, and the length of intercepts between the horizontal lines and each grain at the same depth of the trenches was defined as grain length. We observe from Fig. 2(b) that the range of grain lengths was no appreciably changed with distance from the bottom to the line height of 260 nm, above which it increases with the distance. Figure 3 (a) shows a TEM image in the longitudinal direction of the Cu interconnect with 80 nm width and 500 nm height. The average grain size is found to be 278 nm from this figure. Figure 3 (b) also shows grain length distribution as a function of distance from the bottom of a trench. It was obtained by the same method as used in Fig. 2(b) . The range of grain lengths was no significant changed from the bottom of trench when omitting several large grains at trench depths of less than 260 nm. However, the range of grain length distribution increases with the distance from the bottom at trench depths greater than 260 nm.
Next, we averaged grain lengths at the same height of 300 nm and 500 nm high Cu interconnects, and plotted them against distance from the bottom in Fig. 4 . Average grain lengths are very similar for both 300 nm and 500 nm high Cu interconnects at trench depths less than 260 nm, while larger grains are dominant in the upper part from 260 nm to 500 nm trench depth for the 500 nm high Cu interconnect. We assume that the grain growth is restricted at the bottom of narrow trenches with aspect ratios less than 3.2 (h=w: 260/80) during annealing.
The resistivity of 80 nm wide Cu interconnects with height of 300 and 500 nm is shown in Fig. 5 . We clearly see that the resistivity of 80 nm wide Cu interconnect with 500 nm height is 10% lower than that for the interconnect with 300 nm height. This is in agreement with the result shown in Fig. 4 that the larger grains are found in the upper part of 500 nm high Cu interconnects. The above results led to the conclusion that resistivity of Cu interconnects as a function of height depends on the grain size distributions in the longitudinal direction Cu interconnects. Cu interconnects which are very narrow and have a high aspect ratio are expected to be a candidate for future high-performance ULSIs. Fig. 4 Average grain sizes of 300 nm and 500 nm high Cu interconnects plotted against distance from the bottom are very similar for both Cu interconnects with trench depths less than 260 nm. Fig. 5 Resistivity of the 80 nm wide Cu interconnects with two heights of 300 and 500 nm. The resistivity for the 300 nm high interconnect is much higher than that for the 500 nm one.
